Japanese Patent Application Laid-open

Laid-open Number:

Hei 2-27320

Laid-open Date:

January 30, 1990

Application Number: Sho 63-176919

Filing Date:

July 18, 1988

Inventor:

Takashi Aoyama et al.

Applicant:

Hitachi Ltd

SPECIFICATION

1. Title of the Invention

Thin film semiconductor display device and its manufacture

- 2. Claim
- 1. A thin film semiconductor display device at least comprising:
- a display portion having pixels arranged in a matrix form, said pixel comprising a first active element comprising a thin film semiconductor, a pixel electrode, and a display medium; and
- a controlling circuit having a second active element comprising a thin film semiconductor for controlling the display portion,

wherein a crystallinity of a channel portion of the first active element is lower than that of the second active element and that of source and drain portions of the first active element.

2. A method of manufacturing a thin film semiconductor display device characterized in that an impurity in a first active element of the thin film semiconductor display device is activated by an energy beam once or more, and crystallinity of a second active element is improved once or more and an impurity in the second active element is activated once or more, respectively.

3. Detailed Description of Invention

[Industrial Field of Invention]

The present invention relates to a thin film semiconductor device, in particular, relates to an active matrix display device using a liquid crystal or the like.

[Prior Art]

Recently, a thin film transistor (Thin Film Transistor: hereinafter referred to as a TFT) is formed on a transparent insulating substrate such as glass by using a semiconductor thin film formed at a low temperature. The display device in which a liquid crystal is driven by the TFT, is actively developed. As a semiconductor material, a polycrystalline silicon (Poly-Si) or an amorphous silicon (A-Si) is used. Conventionally, an integrated circuit was externally mounted to drive the liquid crystal display device. However, in order to reduce the cost for the display device, the following has been attempted: a driver circuit is formed with TFTs and built in the same substrate as the display device. (Solid State Dev, and Mater, Ext, Abst, Tokyo, 1987 p.55) Therefore, as a semiconductor material, a poly-Si having large carrier mobility is used. The Poly-Si has an advantage that carrier mobility thereof is larger than that of A-Si by one digit or more. However, in the case where a transistor having a MOS (Metal Oxide Semiconductor) structure is formed, the Poly-Si has a disadvantage that reversed leak current is large. When reverse leak current of TFTs is large in the display device, it is difficult to display colors having a half tone (full-color display), and at least eight colors (multi-color display) can be displayed. Namely, it is possible to display a half-tone by using an A-si material, though peripheral circuits should be provided on the outside. On the other hand, when a Poly-Si material is used, peripheral circuits can be built-in the display device. However, it is difficult to display a half-tone. Therefore, there are such attempts that TFTs are formed by using A-Si materials, and only peripheral circuit portions are treated with laser irradiation, thereby carrier mobility is increased. In general, since TFTs fabricated by using an A-Si material has reverse stagger structure (for example, see Appl. Phys. Lett., 45, 171(1984)), it is difficult to perform laser annealing on an interface region between a gate insulating film and an A-Si. Further, carrier mobility does not sufficiently increase and it is difficult to drive peripheral circuits.

[Problems to be solved by the Invention]

Since the conventional technique mentioned above did not take the process of forming a display device into consideration, it was practically difficult to provide TFTs having different characteristics in the peripheral circuit portion and in the pixel portion, respectively.

The purpose of the present invention is to built-in the peripheral circuits and also to provide a structure of a display device having good display characteristics and manufacturing method thereof.

[Means to solve the problem]

The above purpose is attained by making a crystallinity of a TFT of a channel region of the display portion (pixel portion) lower than that of a TFT of source and drain regions of the display portion and that of a TFT of peripheral driving circuit portion in the display device. Further, detailed description will be follow: TFTs of a peripheral driving circuit portion in the display device are formed by using Poly-Si and source and drain regions are formed by Poly-Si, and a channel region is formed by A-Si in the case of pixel portion TFTs. Further, the above purpose is attained by using the manufacturing method in which crystallization of A-Si and an activation of impurity atoms are performed by laser to form TFTs of a peripheral circuit portion in the display device, and an activation of impurity atoms is performed by laser to form TFTs for the pixel portion.

[Operation]

The effect of the present invention will be explained using an example of coplanar

type TFTs structure as shown in Fig. 1. These TFTs have an n^+ -i- n^+ type constitution. As shown in Fig. 1(a), since the n^+ -i- n^+ region is formed with Poly-Si, large carrier mobility is obtained, thereby a circuit is easily driven. Large reverse leak current is flown in the TFT, however, on/off of driving mode is performed by positive current and zero current. Therefore, driving of circuit is not affected. Regarding TFTs for a pixel portion, as shown in Fig. 1(b), n^+ region is formed by Poly-Si and i-region is formed by A-Si. In general, carrier mobility and reverse leak current of TFTs are determined by crystallinity and resistivity of a silicon in the channel region, respectively. Since the channel region is formed by A-Si, the mobility of the channel region is small as about $1 \text{cm}^2/\text{Vs}$, however, since the resistivity is $10^7\Omega\text{cm}$ or more, a leak current is small as 10^{-12}A , and a half tone can be displayed.

The manufacturing method of the present invention using such as laser will be explained. On a glass substrate, an A-Si film is formed by reduced pressure CVD (Low pressure CVD: LPCVD). After an SiO₂ film for capping is deposited, a peripheral driving circuit forming region is irradiated with laser of about 300mJ/cm², the region is converted to Poly-Si. Then, the silicon film is photo-etched to islands and a silicon film for gate electrode is deposited by LPCVD. After the photo-etching process, phosphorus is doped by an ion-doping method. Then, laser of about 200mJ/cm² is irradiated to the peripheral driving circuit region and the pixel region. Impurity atoms of source and drain in the peripheral driving circuit region are activated. Further, in source and drain regions of a gate region and a pixel region, the crystallization of A-Si and the activation of an impurity are performed simultaneously. Since the upper portion of the channel portion in pixel region is covered with a gate electrode, A-Si is remained without being converted to Poly-Si. According to the manufacturing method, the display device in which a peripheral driving circuit region is constituted with Poly-Si, source and drain regions of the pixel portion are constituted with Poly-Si, and a channel region is constituted with A-Si.

[Embodiment]

Hereinafter, an embodiment of the present invention will be explained.

Fig. 1(a) and (b) show an example of cross sectional structure of TFTs used in the peripheral circuit portion and the pixel portion. The source, drain, and channel regions of TFTs shown in Fig. 1(a) are constituted with Poly-Si. Therefore, the carrier mobility is $35\text{cm}^2/\text{Vs}$ and reverse leak current is $5 \times 10^{-11}\text{A}$ when -5V voltage is applied to the gate electrode. The source and drain regions of TFTs shown in Fig. 1(b) are constituted with Poly-Si and on the other hand, the channel region is constituted with A-Si. Therefore, the carrier mobility is small as about $1\text{cm}^2/\text{Vs}$ and reverse leak current is $3 \times 10^{-12}\text{A}$ when -5V voltage is applied to the gate electrode. TFTs shown in Fig. 1(a) and (b) are used in the peripheral circuit portion and the pixel portion, respectively, thereby fine circuit driving and liquid crystal driving for a half-tone display can be performed.

Fig. 2 shows an example of the manufacturing method of the present invention. On a glass substrate, an A-Si film having a thickness of 800Å is formed at a temperature of

550℃ by LPCVD. After an SiO₂ film for capping is deposited to a thickness of 1000Å by atmospheric pressure CVD, only peripheral circuit portion is irradiated with excimer laser (wavelength; 308nm, energy; 300mJ/cm²) as shown in Fig. 2(a), so that the A-Si film is converted to a poly-silicon film. After photo-etching process, an LPCVD film having a 1000 Å thick for forming a gate electrode is deposited at a temperature of 550℃. After photo-etching process, phosphorus is doped by ion doping at a dose amount of 5 x 10¹⁵ with energy of 30KeV. The SiO₂ film for capping is deposited to a thickness of 1000 Å. As shown in Fig. 2(b) and (b)', both of the peripheral circuit portion and the pixel portion are irradiated with excimer laser of 200mJ/cm². By doing this, impurities of source and drain regions in the peripheral circuit portion are activated. Further, in the gate electrode portion shown in Fig. 2(b) and (b)' and the source and drain regions of the pixel portion shown in Fig. 2(b)', activation of an impurity and crystallization of A-Si are performed simultaneously. In the channel region of the pixel portion shown in Fig. 2(b)', crystallization does not occur because laser energy is absorbed into the gate electrode portion. After photo-etching process, Al is deposited for wirings. Then, a transparent electrode, ITO (Indium Titan Oxyde) is deposited after the photo-etching process. After the photo-etching process, liquid crystal is injected between other glass substrate (a polarizing plate and a color filter are attached), thereby the display device is completed. Fig. 3 shows upper schematic view of the present invention. The shift register, level shifter and multiplexer are built in the scanning circuit of the peripheral circuit. Inverter and multiplexer are built in the signal circuit of the peripheral circuit. In the display portion, pixels having 396 x 133 dots are arranged and numerical aperture is 70 %.

According to the above mentioned structure and processes, a display device having peripheral circuits built in the same substrate, and can be obtained enabling a half-tone display having 64 colors.

[Effect of the Invention]

According to the present invention, a half-tone color can be displayed and there is an effect that a display device having a peripheral circuit built in the same substrate can be obtained.

4. Brief description of drawings

Fig. 1 shows a structural drawing of an embodiment of the present invention, Fig. 2 shows a schematic drawing of the manufacturing method of the present invention, and Fig. 3 shows a plane structural drawing of an embodiment of the present invention.

1 ... glass substrate, 2 ... source, 3 ... drain, 4 ... channel region (polycrystalline silicon), 5 ... channel region (amorphous silicon), 6 ... gate insulating film, 7 ... gate electrode, 8 ... passivation film, 9 ... aluminum electrode, 10 ... LPCVD film, 11 ... cap film, 12 ... laser light

DIALOG(R)File 345:Inpadoc/Fam.& Legal Stat

(c) 2003 EPO. All rts. reserv.

9129485

Basic Patent (No, Kind, Date): JP 2027320 A2 900130 < No. of Patents: 001>

THIN FILM SEMICONDUCTOR DISPLAY DEVICE AND ITS MANUFACTURE

(English)

Patent Assignee: HITACHI LTD

Author (Inventor): AOYAMA TAKASHI; KOIKE YOSHIHIKO; KO NAKAYUKI;

OKAJIMA YOSHIAKI

IPC: *G02F-001/136; H01L-027/12; H01L-029/784
Derwent WPI Acc No: *C 90-072623; C 90-072623
JAPIO Reference No: *140173P000088; 140173P000088

Language of Document: Japanese

Patent Family:

Patent No Kind Date Applic No Kind Date

JP 2027320 A2 900130 JP 88176919 A 880718 (BASIC)

Priority Data (No,Kind,Date): JP 88176919 A 880718

爾日本国特許庁(IP)

40 特許出類公開

平2-27320 ◎公開特許公報(A)

Dint Cl. 5

7,

()

()

監別記号

庁内整理番号

@公開 平成2年(1990)1月30日

G 02 F H 01 L 1/138 27/12 29/784 500

7370-2H 7514-5F

8624-5F H 01 L 29/78 3 1 1 審査請求 未請求 請求項の数 2 (全4頁)

60発明の名称 再膜半導体表示装置とその製造方法

> 2044 昭63-176919

伊出 昭63(1988) 7月18日 麗

の発明 者 灰城県日立市久慈町4026番地 株式会社日立製作所日立研 ш 隆 究所内 伊発 明 者 小 ith. 茨城県日立市久慈町4020番地 株式会社日立製作所日立研 錐 彦 究所内 伊発 明 者 胡 行 茨城県日立市久慈町4028番地 株式会社日立製作所日立研 究所内 伊発 咞 昭 茨城県日立市久慈町4026番地 株式会社日立製作所日立研 究所内 多出 餌 株式会社日立製作所 東京都千代田区神田駿河台4丁目6番地

外2名

弁理士 小川

1. 発图の名称

四代 理 人

・發展半導体設示整度とその製造力法

- 2. 特許請求の範囲
 - 1. 少くとも、穿護半惑体から成る第1の協動者 子と資素電話と表示媒質から成る資素をマトリ クス状に起発した表示部と、前記表示部を創御 する篠岡半導体から成る第2の餡園煮子を含む 制御国路とを有する存職半週休扱示数型におい て、前記第1の値数数子チヤネル部の結晶性を 貸記第2の総動選子の結晶性および前記第1の 飽動衆子のソース、ドレイン部の結晶性よりも 低くしたことを特徴とする窓際半路体表示装置。
 - 2. 放記得頭半導体投示装置の第1の飽動者子の 不頼物の活性化をエネルギビームを用いて1度 以上行い、第2の銀動弟子の結晶性の向上およ び不執物の街住化をおのおの一度以上行うこと を特徴とする時間半導体表示数配の製造方法。
- 3. 発明の評細な説明 (産業上の利用分野)

本意明は非常平準体製器に係り、特に、液晶な どを用いたアクテイブマトリクス方式の表示要量 に回する。

(健康の技術)

近年、ガラスなどの透明な絶縁基似上に、低温 で形成した平準体常度を用いて存成トランジスタ (Thin File Translatore;以上、TFTと確保す る)を形成し、これを用いて液晶を膨動させる尖 **永豊屋の開発が経発に行なわれている。半導体材** 料としては、多給品シリコン(Polycrystelling Silicon: ぬしてPoly-Si)かアモルフアスシリコ ン(Amorphous Silicon:鳴してA-8i)が用い られている。この彼品表示強威を駆動するための 因路は、従来、集務回路を用いて外付けしていた。 しかしながら、投示殺戮の価格を低下させるため に、悪動目簿をTPTで形成し表示装置と背一基 祖上に内蔵しようとする飲みがなされてきている. (Solid State Day, and Mater, Bat, Abst. Tokyo, 1987g.55). このため、半導体材料とし ては、キヤリア移動度の大きいPoly-Siが用いる

特別平2-27320(2)

れる。Poly-SiはA-Siに比べヤヤリアの移動 皮が1街以上大きいという長折を有する反画、 MOS (Notel Calde Semiconductor)検急のトラ ンジスタを形成した場合、逆方向リーク電法リー ク電流が大きいという短折がある。表示装置にお けるTPTの逆方向リーク電流が大きいと、中間 異を有する色多の会示(フルカラー会示)が難し く、せいぜい8色表示(マルチカラー表示)が限 度である。つまり、AISi対料を用いれば中間 異表示が可能であるが、周辺母鶏を外付けしなけ・ ればならず、一方、Poly-Si材料を用いれば周辺 因路を表示装置に内蔵できるが、中間調表示が整 しいということになる。このため、A-S1材料 を用いてTPTを形成し、周辺回路部分のみをレ ーザなどの処理を行うことによってキヤリアの移 婚皮を大きくしようとする飲みがある。一般に、 A-S1材料を用いたTFTは逆スタが構造(例 えば、Appl. Phys. Lott.,45, 171(1984)事 風)を有しており、ゲート電を低温に保つたまま チヤネル包装、とりわけゲート絶縁膜とA-8i

との界面領域をレーザアニールすることは難しい。 したがつて、キャリア移動皮が十分に増加せず、 展辺回路の影響も難しい。

(発明が解決しようとする課題)

上記録来技術は、表示数型を形成するためのプロセスについて十分に配慮されておらず、従って、 問辺問題部と選集部に異なった特性のTPTを分担させることが実際問題として困難であった。

本発明の目的は、異辺細路を内慮し、かつ、表示特性のすぐれた表示製造の構造とその製造方法を提供することである。

【雑越を解決するための手段】

上記目的は、表示整置の表示部(資素部)の
TPTチャネル領域の結晶性を、表示部のTPT
ソース、ドレイン領域の結晶性、および周辺駆動
日路部のTPTの結晶性よりも低くすることによ
つて遠成される。さらに具体的な場合を述べれば、
表示装置の周辺駆動団路部分のTPTをPoly-S1
で形成し、回彙部のTPTでは、ソースとドレイン領域をPoly-S1で、チャネル領域をA~Siで

形成する構造によって造成される。また、上記目的は、表示装置の周辺目略部分のTPTを形成するのに、レーザなどを用いてA-Siの結晶化と不純物原子の活性化を行い、資素部のTPTを形成するのに、レーザなどを用いて不純物原子の活性化を行う製造方法によって造成される。

(作用)

()

向リーク電波は、それぞれ、チヤネル領域のシリコンの結晶性と抵抗率によって決る。チヤネル領域をA-8iで形成しているため、キヤリアの移動皮は約1 d/V s と小さいが、抵抗率が10° c s 以上あるためリーク電流は10° is A と小さく、中国調表示が可能である。

特留平2-27320(8)

ース。ドレイン領域はA-Siの結晶化と不適物の活性化を講時に行わせる。高書領域のチャネル部は上部がゲート電信でおおわれているため、A-SiはPoly-Siに変換されずに残る。この製造方法によれば、周辺製動団路部がPoly-Siで構造され、西書部のソース。ドレインはPoly-Siにより、チャネル領域はA-Siにより構成される表示英觀が得られる。

(突篇例)

()

・以下、本発明の実施例を説明する。

第1日(a),(b)は、それぞれ、周辺目路 部と開棄部とに用いられるTPTの新田構造の例 を示す。(a)のTPTにおけるソース。ドレイ ン,チヤネル領域はPoly-Siで構成されている。 このため、キヤリアの移動度は35cd/Vs,が ートに-6Vの電圧を印加したときの逆方向リー ク電流は5×10^{*11}A である。(b)のTPT におけるソースとドレイン領域はPoly-Siで構成 されているが、チヤネル領域はA-Siで構成さ れている。このため、キヤリアの移動度は約1cd い。(a)。(b)のTPTを、それぞれ、周辺 国路部と実達部とに用いると、良好な国路配動と 中国関表示用被品取動を行う。 第2図は本発明の製造方法の一例を示す。ガラ ス基板上にLPCVD法により550℃でA-Siii~

/Vsと小さいが、ゲート電報に一5Vを印加し たときの遊方向リーク電池は3×10^{−48}A と小さ

これにより、周辺回路部のソース。ドレイン領域 の不純物が結性化される。また、(b)と(b)' のゲート電極部と(b)! の資素部のソース。ド レイン領域は不純物の活性化と共にA-Siの給 品化が行なわれる。(b)'の冒妻郎のチャネル () 領域は、レーザエネルギがゲート電極部に吸収さ れるため結晶化は起らない。ホト,エツチ工程の ・後、配縁用のAIを地積させる。ホト,エツチエ 程の後透明電板であるITO (Indium Titan Qzyde)を堆積させる。ホト,エツチ工程の後、他 の一枚のガラス基板(低光板およびカラーフィル タ付)との間に被品を対入して表示数配が完成す る。第3回に、本実放例上面養味医を示す。周辺 日路である走空区路には、シフトレジスタ,レベ ルシフタ,マルチプレクサが内珠されている。周 辺固路である僧母組織には、インパータとマルチ プレクサが内蔵されている。表示部には396x 183ドツトの資源を並べた。閉口率は70%で 88.

以上のような構造とプロセスにより、周辺目路

を同一基板に内譲した64色の中間関色形の表示 が可範となる表示装置が得られる。

(発明の効果)

本独明によれば、中国関色参表示が可能で、周辺四路を同一高級上に内重した表示機関を可能にする効果がある。

4. 関係の簡単な説明

原1図は本発明の一次施制の構造図、第2図は本発明の製造方法の機構図、第3図は本発明の 実施例の平面構造図である。


1 一ガラス基板。2 一ソース、3 一ドレイン、4 一チヤネル領域(多額品シリコン)、5 一チヤネル領域(アモルフアスシリコン)、6 一ゲート総数成、7 一ゲート電磁、8 一パンシペーション線、8 一アルミ電磁、10 一 L P C V D 関、11 一キヤンブ隊、12 … レーザ※。

代理人 杂理士 小川田男




符简平2-27320(4)

1 D



3 2 M



2X 2 RM

